PAGE 3/38 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DNIS:8729306 \* CSID:4105731124 \* DURATION (mm-ss):08-40

<del>[c1]</del>

1. (Currently Amended) A circuit for observing data within a shift register without altering said data, said circuit comprising:

a wiring loop connecting the input of said shift register with the output of said shift register; and

a control device connected to said wiring loop, wherein said control device is adapted to use said wiring loop to cause said data to be continually transferred from said output of said shift register to said input of said shift register and through said shift register in a circular manner, and

wherein said control device includes a data output accessible from outside said circuit and wherein said control device outputs data appearing on said wiring loop as said data is circulated through said shift register to permit said data within said shift register to be observed outside said circuit without altering said data within said shift register.

<del>[c2]</del>

2. (Currently Amended) The circuit in claim 1, wherein said control device includes a shift register length control unit adapted to limit the circular transfer of data within said wiring loop and said shift register such that all of said data is circulated through said wiring loop a single time, and such that said data is at the same position within said shift register before and after said circular transfer of said data.

<del>[c3]</del>

3. (Currently Amended) The circuit in claim 1, wherein said control device includes a storage device adapted to record said data as said data appears on said wiring loop.

PAGE 4/38 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DNIS:8729306 \* CSID:4105731124 \* DURATION (mm-55):08-40

<del>[c4]</del>

4. (Currently Amended) The circuit in claim 1, wherein said control device includes a write device adapted to change one or more bits of data within said shift register.

<del>[c5]</del>

5. (Currently Amended) The circuit in claim 1, wherein said control device includes a shift register length determination unit adapted to send a unique data marker circularly through said shift register and count the number of bits that pass through said wiring loop as said unique marker completes the circular loop through said shift register and returns to said wiring loop and which also includes at least one register adapted to store said result from said counter as a determined shift register length.

<del>[c6]</del>

6. (Currently Amended) The circuit in claim 1, further comprising an observation wire connected to said wiring loop, wherein said data passes from said wiring loop to said control device through said observation wire.

<del>[67]</del>

7. (Currently Amended) A circuit for observing data within a plurality of shift registers without altering said data, said circuit comprising:

a plurality of selectors connected to the inputs and outputs of said shift registers, wherein said selectors selectively connect the input of a selected shift registers with the output of said selected shift register to form a wiring loop for said selected shift register; and

a control device connected to said wiring loop, wherein said control device is adapted to use said wiring loop to cause said data to be continually transferred from said output of said selected shift register to said input of said selected shift register and through said selected shift register in a circular manner, and

wherein said control device includes a data output accessible from outside said circuit and wherein said control device outputs data appearing on said wiring loop as said data is circulated through said selected shift register to permit said data within said selected shift register to be observed outside said circuit without altering said data within said selected shift register.

<del>[68]</del>

8. (Currently Amended) The circuit in claim 7, wherein said control device further comprises a shift register selector connected to said selectors, wherein said shift register selector is adapted to cause said selectors to form said wiring loop using one or more different shift registers from said selected shift register.

<del>[c9]</del>

<u>9.</u> (Currently Amended) The circuit in claim 7, wherein said control device maintains data on different lengths of said shift registers.

<del>[e10]</del>

10. (Currently Amended) The circuit in claim 7, wherein said control device includes a shift register length control unit adapted to limit the circular transfer of data within said wiring loop and said shift register such that all of said data is circulated through said wiring loop a single time, and such that said data is at the same position within said shift register before and after said circular transfer of said data.

<del>[c11]</del>

11. (Currently Amended) The circuit in claim 7, wherein said control device includes a storage device adapted to record said data as said data appears on said wiring loop.

[c12]

12. (Currently Amended) The circuit in claim 7, wherein said control device includes a write device adapted to change one or more bits of data within said shift register.

<del>[c13]</del>

13. (Currently Amended) The circuit in claim 7, wherein said control device includes a shift register length determination unit adapted to send a unique data marker circularly through said shift register and count the number of bits that pass through said wiring loop as said unique marker completes the circular loop through said shift register and returns to said wiring loop and which also includes at least one register adapted to store said result from said counter as a determined shift register length.

[c14]

PAGE 7138 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DNIS:8729306 \* CSID:4105731124 \* DURATION (mm-ss):08-40

14. (Currently Amended) The circuit in claim 7, further comprising an observation wire connected to said wiring loop, wherein said data passes from said wiring loop to said control device through said observation wire.

<del>[c15]</del>

15. (Currently Amended) A method for observing data within a shift register without altering said data, said method comprising:

continually transferring data from the output of said shift register to the input of said shift register and back through said shift register in a circular manner, and

outputting said data as said data is transferred from said output of said shift register to said input of said shift register to permit said data within said shift register to be observed outside said circuit without altering said data within said shift register.

[c16]

16. (Currently Amended) The method in claim 15, wherein said process of continually transferring said data is performed for a single data transfer loop such that said data is at the same position within said shift register before and after said process of continually transferring said data.

 $\{e17\}$ 

PAGE 8/38 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DMIS:8729306 \* CSID:4105731124 \* DURATION (mm-5s):08-40

17. (Currently Amended) The method in claim 15, wherein said outputting process further comprises storing said data in a memory location separate from said shift register.

<del>[e18]</del>

18. (Currently Amended) The method in claim 15, wherein said continually transferring process further comprises altering said data between the time said data is received from said output of said shift register and said data is transferred to said input of said shift register.

<del>[c19]</del>

19. (Currently Amended) The method in claim 15, further comprising, before said process of continually transferring said data, determining the length of said shift register by sending a unique data marker circularly through said shift register and counting the number of bits that pass through said shift register as said unique marker completes the circular loop through said shift register and returns to said wiring loop and further comprising storing said result from said counter as a determined shift register length.

<del>[c20]</del>

20. (Currently Amended) The method in claim 15, wherein said outputting process directs said data to a location external to said shift register to allow said shift register to be examined by an external device.

PAGE 9138 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DNIS:87:29306 \* CSID:4105/31124 \* DURATION (mm-ss):08-40

<del>[c21]</del>

21. (Currently Amended) A method for observing data within a shift register without altering said data, said method comprising:

selecting said shift register from a plurality of shift registers;

continually transferring data from the output of said shift register to the input of said shift register and back through said shift register in a circular manner, and

outputting said data as said data is transferred from said output of said shift register to said input of said shift register to permit said data within said shift register to be observed outside said circuit without altering said data within said shift register.

<del>[c22]</del>

22. (Currently Amended) The method in claim 21, wherein said process of selecting said shift register comprises controlling selectors to form a circuit between said output of said shift register and said input of said shift register by connecting a wiring loop between said output of said shift register and said input of said shift register.

[c23]

23. (Currently Amended) The method in claim 21, wherein said process of continually transferring said data is performed for a single data transfer loop such that said data is at the same position within said shift register before and after said process of continually transferring said data.

PAGE 10/38 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DNIS:87/9305 \* CSID:4105/31124 \* DURATION (mm-ss):08-40

fe241

24. (Currently Amended) The method in claim 21, wherein said outputting process further comprises storing said data in a memory location separate from said shift register.

[c25]

25. (Currently Amended) The method in claim 21, wherein said continually transferring process further comprises altering said data between the time said data is received from said output of said shift register and said data is transferred to said input of said shift register.

<del>[c26]</del>

26. (Currently Amended) The method in claim 21, further comprising, before said process of continually transferring said data, determining the length of said shift register by sending a unique data marker circularly through said shift register and counting the number of bits that pass through said shift register as said unique marker completes the circular loop through said shift register and returns to said wiring loop and which also includes at least one register for storing said result from said counter as a determined shift register length.

<del>[027]</del>

27. (Currently Amended) The method in claim 21, wherein said outputting process directs said data to a location external to said shift register to allow said shift register to be examined by an external device.

<del>[c28]</del>

28. (Currently Amended) A program storage device readable by machine, tangibly embodying a program of instructions executable by the machine to perform a method of observing data within a shift register without altering said data, said method comprising:

continually transferring data from the output of said shift register to the input of said shift register and back through said shift register in a circular manner, and

outputting said data as said data is transferred from said output of said shift register to said input of said shift register to permit said data within said shift register to be observed outside said circuit without altering said data within said shift register.

<del>[c29]</del>

29. (Currently Amended) The program storage device in claim 28, wherein said process of continually transferring said data is performed for a single data transfer loop such that said data is at the same position within said shift register before and after said process of continually transferring said data.

<del>[030]</del>

30. (Currently Amended) The program storage device in claim 28, wherein said outputting process further comprises storing said data in a memory location separate from said shift register.

PAGE 1238 \* RCVD AT 12/23/2004 2:05:08 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/10 \* DNIS:8729306 \* CSID:4105731124 \* DURATION (mm-55):08-40

<del>[e31]</del>

31. (Currently Amended) The program storage device in claim 28, wherein said continually transferring process further comprises altering said data between the time said data is received from said output of said shift register and said data is transferred to said input of said shift register.

<del>[c32]</del>

32. (Currently Amended) The program storage device in claim 28, wherein said method further comprises, before said process of continually transferring said data, determining the length of said shift register by sending a unique data marker circularly through said shift register and counting the number of bits that pass through said shift register as said unique marker completes the circular loop through said shift register and returns to said wiring loop and further comprises storing said result from said counter as a determined shift register length.

<del>[c33]</del>

33. (Currently Amended) The program storage device in claim 28, wherein said outputting process directs said data to a location external to said shift register to allow said shift register to be examined by an external device.